The proposed approach gives high accuracy of over 99.93% and saves useful processing time due to the multi-pronged classification strategy and using the lambda architecture. Skip to document. The purpose of defining lambda properly is to make the design itself independent of both process and fabrication and to allow the design to be rescaled at a future date when the fabrication tolerances are shrunk. M is the scaling factor. In order to bring uniformity,Mead & Conway popularized lambda-based design rules based on single parameter. Open-Source VLSI CAD Tools A Comparative Study, RD-AI5B BULK CMOS VLSI TECHNOLOGY STUDIES PART I What is Lambda and Micron rule in VLSI? CMZsN+hyY4ZL7;zIKS>[NpL8>ny$K\$!Uu"?3mB*RF? Examples, layout diagrams, symbolic diagram, tutorial exercises. %%EOF and for scmos-DEEP it is =0.07. Gudlavalleru Engineering College; MAGIC uses what is called a "lambda-based" design system. a lambda scaling factor to the desired technology. Tap here to review the details. Labs-VLSI Lab Manual PDF Free Download edoc.site, Copyright 2023 Canadian tutorials Working Guidelines | Powered by StoreBiz, How to change highlighter color in pdf windows 10, Juniper firewall configuration step by step pdf, Pdf pfaff 7530 creative sewing machine manual french. The unit of measurement, lambda, can easily be scaled to different fabrication processes as semiconductor technology advances. Micron Rules: This specifies the layout constraints such as minimum feature sizes and minimum feature separations in terms of absolute dimensions. The most important parameter used in design rules is the minimum line width. 8 0 obj bulk cmos vlsi technology studies part i scalable chos 1/3 design rules part 2.. (u) mississippi state univ mississippi state dept of electrical e.. o3gL~O\L-ZU{&y60^(x5Qpk`BVD06]$07077T0 If design rules are obeyed, masks will produce working circuits . -based design rules ) : In this approach, the design rules are expressed in absolute dimensions (e.g. These labs are intended to be used in conjunction with CMOS VLSI Design These are: the pharosc rules used for the rgalib, vgalib, vsclib and wsclib; ; the Alliance sxlib rule set scaled from 1m to 2m. 120 0 obj <>/Filter/FlateDecode/ID[]/Index[115 11]/Info 114 0 R/Length 47/Prev 153902/Root 116 0 R/Size 126/Type/XRef/W[1 2 1]>>stream SUBJECT : EC6601 VLSI DESIGN SEM / YEAR: VI / IIIyear B.E. 10 generations in 20 years 1000 700 500 350 250 . 4. As already discussed in Chapter 2, each mask layout design must conform to a set of layout design rules, which dictate the geometrical constraints imposed upon the mask layers by the technology and by the fabrication process. Chip designing is not a software engineering. SCMOS, -based design rules): The MOSIS rules are defined in terms of a single parameter . endobj If the length unit is lambda, then all widths, spacings and distances are expressed as m*lambda. 208 0 obj <>/Filter/FlateDecode/ID[<48FE7C5CF79B24DD9E48162AAD102D68><9FC71E313AC29A4DA491CBA5FC7B03E3>]/Index[197 25]/Info 196 0 R/Length 69/Prev 902390/Root 198 0 R/Size 222/Type/XRef/W[1 2 1]>>stream 1.1 SCMOS Design Rules In the SCMOS rules, circuit geometries are specified in the Mead and Conway's lambda based methodology [1]. rules will need a scaling factor even larger than =0.07 That is why they are widely used in very large scale integration. used 2m technology as their reference because it was the I think Mead introduced Lynn's new "lambda-based" design rules into the design of the OM-2 computer at Caltech, which became the classic system design example used throughout the Mead-Conway textbook. What are the different operating modes of Over the past several years, Silicon CMOS technology has become the dominant fabrication process for relatively high performance and cost effective VLSI circuits. o Mead and Conway provided these rules. Absolute Design Rules (e.g. There are two basic rules for designing : * Lambda Based Design Rule *Micron Based Design Rule. hEg1#N2ep()Sgzz%k ^WEZ+s"|*=i[* S/?`Ei8-2|E!5S)yX'8X 2). All Rights Reserved 2022 Theme: Promos by. The value of lambda is half the minimum polysilicon gate length. Looks like youve clipped this slide to already. Buried contact (poly to diff) or butting contact (poly to diff using metal) 1. Other reference technologies are possible, Here we explain the design of Lambda Rule. An overview of the common design rules, encountered in modern CMOS processes, will be given. Scaling can be easily done by simply changing the value. Lambda ()-based design rules n- diffusion p- diffusion Thinox 2 2 3 3 3 3 4 4 4 2 2 Polysilicon Metal 1 Metal 2 2 Minimum distance rules between device layers, e.g., polysilicon metal metal metal diffusion diffusion and minimum layer overlaps are used during layout, VLSI design aims to translate circuit concepts onto silicon stick diagrams are a means of capturing topography and layer information simple diagrams Stick diagrams convey layer information through color codes (or monochrome encoding). As per safe thumb rule, diffused regions, which are unconnected, have a separation of 3 lambdas. endobj Subscribe to electronics-Tutorial email list and get Cheat Sheets, latest updates, tips & )Lfu,RcVM xm0&}m0 `(8GaDYn93 "JQ8"WNIoI:gXBJ2*1p%A*gdRRH6%4#t&b~Ukk5g}>4 The layout rules change Examples, layout diagrams, symbolic diagram, tutorial exercises. All the design rules whatever we have seen will not have lambda instead it will have the actual dimension in micrometer. a) butting contact. verifying the layout of the schematic using lambda rules and perform layout extraction and verification (LVS) . Layout Design rules & Lambda ( ) Lambda ( ) : distance by which a geometrical feature or any one layer may stay from any other geometrical feature on the same layer or any other layer. <> the scaling factor which is achievable. that the rules can be kept integer that is the minimum Figure 17 shows the design rule for BiCMOS process using orbit 2um process. But of course, today in the area of the dips of micron technology, so only this scalable design rules will not work, there are some other design rules which are also augmented, which are based on some absolute values not based on lambda any more. o According this rule line widths, separations and extensions are expressed in terms of . The charge in transit is , Q = C (VGS VTH VDS/2) = (WL / D) * (VGS VTH VDS/2), The drain current is given as ID = Q / = (W / LD) * (VGS VTH VDS/2)VDS, The resistance will be R = VDS / ID = LD / [ W * (VGS VTH VDS/2)], The output characteristics of an NMOS transistor is shown in the below graph.Output characteristics of an NMOS transistor, In the saturation region, the drain current is obtained as . Provide feature size independent way of setting out mask. Theres no clear answer anywhere. Difference between lambda based design rule and micron based design rule in vlsi Get the answers you need, now! Click here to review the details. 7/29/2018 ECE KU 12 What is Lambda Based Design Rule o Setting out mask dimensions along a size-independent way. Circuit design concepts can also be represented using a symbolic diagram. submicron layout. Lambda based design rules reason of explaining lambda properly is to make design itself independent of both process and fabrication and to permit the design to be re-scaled at future date when the fabrication tolerances are shrunk. The microprocessor is a VLSI device.. Before the introduction of VLSI technology, most ICs had a limited set of . A VLSI design has several parts. endobj Layout DesignRules The physicalmask layout of any circuit to be manufactured using a particular process mustconformto a set of geometric constraints or rules, which are generally called layoutdesign rules. VLSI Technology, Inc., was an American company that designed and manufactured custom and semi-custom integrated circuits (ICs). The use of lambda-based design rules must therefore be handled with caution in sub-micron geometries. 13 points Difference between lambda based design rule and micron based design rule in vlsi Ask for details ; Follow Report by Mittals1173 29.05.2018 Log Activate your 30 day free trialto unlock unlimited reading. 24327-P-3-Q-9 (12)-7520 (a) (b) (a) (b) (a) (b) (a) (b) 24327 24327 SectionA Describe various steps involved, with the help of a 197 0 obj <> endobj rules are more aggressive than the lambda rules scaled by 0.055. which can be migrated needs to be adapted to the new design rule set. ECE 546 VLSI Systems Design International Symposium on. CMOS VLSI Design A Simplified Rule System Rules Design Rules Slide 27 CMOS VLSI Design Rules A simplified, technology generations independent design rule system: Express rules in terms of = f/2 - E.g. Before the VLSI get invented, there were other technologies as steps. We use cookies on our website to give you the most relevant experience by remembering your preferences and repeat visits. For example, the default technology is a CMOS 6-metal layers 0.12m technology, consequently lambda is 0.06m. The scaling parameter s is the prefactor by which dimensions are reduced. ssxlib has been created to overcome this problem. 125 0 obj <>stream Wells at same potential with spacing = 6 3. Scalable CMOS Design Rules for 0.5 Micron Process Complementary MOS or CMOS need both the n-channel and p-channel MOS FETs to be fabricated in the same substrate. The objective is to draw the devices according to the design rules and usual design . Lambda based design ruleYou can JOIN US by sign up by clicking on this link.https://www.youtube.com/channel/UCCqGTvGZgWw8mFX5KYTHCkw/sponsor#LambdaBasedDesig. Wells of different type, spacing = 8 My skills are on RTL Designing & Verification. CMOS and n-channel MOS are used for their power efficiency. 2.14). The majority carrier for this type of FET is holes. VLSI Technology, Inc., was a company which designed and manufactured custom and semi-custom Integrated circuits (ICs). <> Examples, layout diagrams, symbolic diagram, tutorial exercises. The unit of measurement, lambda, can easily be scaled to different fabrication processes as semiconductor technology advances. Basic physical design of simple logic gates. with a suitable safety factor included. You can read the details below. Design rules which determine the separation between the nMOS and the pMOS transistor of the CMOS inverter. For more Electronics related articleclick here. So, results become Devices designed with lambda design rules are prone to shorts and opens. stream <> <> Rules, 2021 English; Books. In AOT designs, the chip is mostly analog but has a few digital blocks. Magic uses what is called scaleable or "lambda-based" design. Thus, a channel is formed of inversion layer between the source and drain terminal. 1 CMOS VLSI Design Lab 1: Cell Design and Verification This is the first of four chip design labs developed at Harvey Mudd College. Chapter 4 Microwind3.1 Design Rules for 45nm CMOS/VLSI Technology 28 CHAPTER 4 MICROWIND3.1 DESIGN RULES FOR 45 NM CMOS/VLSI TECHNOLOGY The physical mask layout of any circuit to be manufactured using a particular process must conform to a set of geometric constraints or rules, which are generally called layout design rules. Each design has a technology-code associated with the layout file. endobj The rules are specifically some geometric specifications simplifying the design of the layout mask. Theme images by. ID = Charge induced in the channel (Q) / transit time (). and the Alliance sxlib uses 1m. 4/4Year ECE Sec B I Semester . That is why it works smoothly as a switch. Layout DesignRules Activate your 30 day free trialto continue reading. endobj . Simplified Design Rules for VLSI Layouts Richard F. Lyon, Xerox Palo Alto Research Center A set Of scalable rules lets VLSI designs track technological improvements, and 2.4. The stream We made a 4-sided traffic light system based on a provided . The very first transistor was invented in the year 1947 by J. Barden, W. Shockley, W. Brattain in the Bell Laboratories. Do not sell or share my personal information, 1. xXn6}7Gj$%RbnA[YJ2Kx[%R$ur83"?`_at6!R_ i#a8G)\3i`@=F8 3Qk=`}%W .Jcv0cj\YIe[VW_hLrGYVR Tag Archives: lambda' based design rules design rule check - looks complex, but easy to code..!! Advertisement cookies are used to provide visitors with relevant ads and marketing campaigns. What is Lambda rule in VLSI design? then easily be ported to other technologies. the rules of the new technology. In this paper we propose a woven block code construction based on two convolutional outer codes and a single inner code We proved lower and upper bounds on this construction s code distance Electropaedia History of Science and Technology hldm4.lambdageneration.com 1 / 3. Ans: The logic voltage for a symmetric CMOS inverter will be equal to half of the supplied voltage (VDD). HDMO! Rb41'cfgv3&|" V)ThN2dbrJ' process mustconformto a set of geometric constraints or rules, which are Separation between Polysilicon and Polysilicon is 2. FinFET Layout Design Rules and Variability blogspot com. with each new technology and the fit between the lambda and Metal lines have a minimum width and separation of 3 lambdas in standard VLSI Design. MicroLab, VLSI-15 (9/36) JMM v1.4 Lambda vs. Micron Rules LambdaLambdabased design rules are based on the assumption based design rules are based on the assumption to bring its width up to 0.12m. To resolve the issue, the CMOS technology emerged as a solution. Worked well for 4 micron processes down to 1.2 micron processes. <> Next . The cookie is set by the GDPR Cookie Consent plugin and is used to store whether or not user has consented to the use of cookies. CMOS Layout. If you like it, please join our telegram channel: Also, follow and subscribe to this blog for latest post: Why there is a massive chip shortage in the semiconductor industry? Upon on the completion of this unit the student will learn design rules, layout diagram and stick diagram and will also acquaint with knowledge on electrical constraint while designing. VLSI Design Tutorial. I have read this and this books explains lamba rules better than any other book. SCN specifies an n-well process, SCP specifies a p-well process, and SCE indicates that the designer is willing to utilize a process of either n-well or p-well. 1. In addition to the lambda rules, the micron rules for lambda=0.3u are given in an additional column. A one-stop destination for VLSI related concepts, queries, and news. The unit of measurement, lambda, can easily be scaled to different fabrication processes as semiconductor technology advances. c) separate contact. Description. A factor of =0.055 dimensions in micrometers. A. true B. false Answers: b Clarification: Lambda design rules prevent shorting, opens, contact from slipping out of the area to be contacted. Isolation technique to prevent current leakage between adjacent semiconductor device. 2 Based on the complexity of arranging large amount of the transistors in a relatively small space, the VLSI design is commonly based on the top-down method [2]. Then the poly is oversized by 0.005m per side %PDF-1.6 % ` The following diagramshow the width of diffusions(2 ) and width of the When we talk about lambda based layout design rules, there Lambda-based layout design rules were originally devised to simplify the industry- standard micron-based design rules and to allow scaling capability for various processes. 19 0 obj This actually involves two steps. EEC 116, B. Baas 62 Design Rules Lambda-based scalable design rules Allows full-custom designs to be easily reused from technology generation to technology generation, VLSI DESIGN FLOW WordPress.com Draw the DC transfer characteristics of CMOS inverter. These rules usually specify the minimum allowable line widths for physical objects on-chip such as metal and . Lambda Based Design Rules Design rules based on single parameter, Simple for the designer Wide acceptance Provide feature size independent way of setting out endstream endobj startxref GATE iii. endstream * To understand what is VLSI? VLSI or very large scale integration refers to the process to incorporate transistors (especially MOS transistors) to formulate IC. Each technology-code may have one or more . Lambda baseddesignrules : CMOS Layout Layout design rules describe how small features can be and how closely they can be reliably packed in a particular manufacturing process. CMOS LAMBDA BASED DESIGN RULES IDC-Online Hence, prevents latch-up. <> -based design rules ) : In this approach, the design rules are expressed in absolute dimensions (e.g. pharosc rules to the 0.13m rules is =0.055, 5 Why Lambda based design rules are used? <>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI] >>/MediaBox[ 0 0 720 540] /Contents 8 0 R/Group<>/Tabs/S/StructParents 1>> v0J0tF00V06T@Z=@2}h`|/| A ; g`22 ZC qL@NUyI2G|cYep^$v"a!c ho`u xGW8~0_1+;m(E+5l :^6n il1e*d>t k. 1 0 obj 2 What does design rules specify in terms of lambda? %PDF-1.5 % The cookie is set by GDPR cookie consent to record the user consent for the cookies in the category "Functional". 2. Design rules can be . . Stick-Diagrams Digital-CMOS-Design CMOS-Processing-Technology planar-process-technology,Silicon-Crystal-Growth, Twin-tub-Process, Wafer-Formation-Analog electronic circuits is exciting subject area of electronics. These rules help the designer to design a circuit in the smallest possible area that too without compromising with the performance and reliability. Using Tanner All rights reserved. Lambda design rule. All processing factors are included plus a safety margin. Consequently, the same layout may be simulated in any CMOS technology. Micron is Industry Standard. These labs are intended to be used in conjunction with CMOS VLSI Design Mead and Conway of CMOS layout design rules. What do you mean by dynamic and static power dissipation of CMOS ? View Answer. To learn CMOS process technology. The cookie is used to store the user consent for the cookies in the category "Other. geometries of 0.13m, then the oversize is set to 0.01m single phase full wave controlled rectifier, single phase half wave controlled rectifier, three phase full wave controlled rectifier, non saturated type precision half wave rectifier, adjustable negative voltage regulator ics, three terminal adjustable voltage regulator ics, three terminal fixed voltage regulator ics, transfer function and characteristic equation, Power Dissipation minimization Techniques, Rules for Designing Complementary CMOS Gates, ASM Chart Tool for Sequential Circuit Design, Analysis of Asynchronous Sequential Machines, Design of Asynchronous Sequential Machine, Design Procedure for Asynchronous Sequential Circuits, Modes of Asynchronous Sequential Machines, Application Specific Integrated Circuits ASIC, parallel in to parallel out pipo shift register, parallel in to serial out piso shift register, serial in to parallel out sipo shift register, serial in to serial out siso shift register, Proj 1 Modulator for digital terrestrial television according to the DTMB standard, Proj 3 Router Architecture for Junction Based Source Routing, Proj 4 Design Space Exploration Of Field Programmable Counter, Proj 7 Hardware Software Runtime Environment for Reconfigurable Computers, Proj 8 Face Detection System Using Haar Classifiers, Proj 9 Fast Hardware Design Space Exploration, Proj 10 Speeding Up Fault Injection Campaigns on Safety Critical Circuits, Proj 12 Universal Cryptography Processorfor Smart Cards, Proj 13 HIGH SPEED MULTIPLIER USING SPURIOUS POWER SUPPRESSION, Proj 14 LOSSLESS DATA COMPRESSION HARDWARE ARCHITECTURE, Proj 15 VLSI Architecture For Removal Of Impulse Noise In Image, Proj 16 PROCESSOR ARCHITECTURES FOR MULTIMEDIA, Proj 17 High Speed Multiplier Accumulator Using SPST, Proj 18 Power Efficient Logic Circuit Design, Proj 21 Synthesis of Asynchronous Circuits, Proj 22 AMBA AHB compliant Memory Controller, Proj 23 Ripple Carry and Carry Skip Adders, Proj 24 32bit Floating Point Arithmetic Unit, Proj 26 ON CHIP PERMUTATION NETWORK FOR MULTIPROCESSOR, Proj 27 VLSI Systolic Array Multiplier for signal processing Applications, Proj 28 Floating point Arithmetic Logic Unit, Proj 30 FFT Processor Using Radix 4 Algorithm, Proj 36 Solar Power Saving System for Street Lights and Automatic Traffic Controller, Proj 37 Fuzzy Based Mobile Robot Controller, Proj 38 Realtime Traffic Light Control System, Proj 39 Digital Space Vector PWM Three Phase Voltage Source Inverter, Proj 40 Complex Multiplier Using Advance Algorithm, Proj 41 Discrete Wavelet Transform (DWT) for Image Compression, Proj 42 Gabor Filter for Fingerprint Recognition, Proj 43 Floating Point Fused Add Subtract and multiplier Units, Proj 44 ORTHOGONAL CODE CONVOLUTION CAPABILITIES, Proj 45 Flip Flops for High Performance VLSI Applications, Proj 46 Low Power Video Compression Achitecture, Proj 47 Power Gating Implementation with Body Tied Triple Well Structure, Proj 48 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER, Proj 49 LOW POWER MULTIPLIER USING COMPOUND CONSTANT DELAY LOGIC, Proj 50 Flash ADC using Comparator Scheme, Proj 51 High Speed Floating Point Addition and Subtraction, Proj 52 LFSR based Pseudorandom Pattern Generator for MEMS, Proj 53 Power Optimization of LFSR for Low Power BIST, Proj 57 Chip For Prepaid Electricity Billing, Proj 58 High Speed Network Devices Using Reconfigurable Content Addressable Memory, Proj 64 UTMI AND PROTOCOL LAYER FOR USB2.0, Proj 65 5 stage Pipelined Architecture of 8 Bit Pico Processor, Proj 66 Controller Design for Remote Sensing Systems, Proj 69 SINGLE CYCLE ACCESS STRUCTURE FOR LOGIC TEST, 2 Bit Parallel or Flash Analog to Digital Converter, 3 Bit Flash Type Analog to Digital Converter, AMPLITUDE MODULATION AND DEMODULTION USING BJT AMPLIFIER AND DIODE DETECTOR, A statistical comparison of binary weighted and R 2R 4 Bit DAC, Asynchronous Device for Serial Data Transmission and Reception for android data transmission, Audio Amplifier circuit with noise filtering, AUTOMATIC RESISTANCE METER FOR 3 PHASE INDUCTION MOTOR DESIGN AND SIMULATION, Bistable Multivibrator using Asymmetrical Mosfet Triggering, Design and Modelling of Notch Filter using Universal Filter FLT U2, Design and Phase Frequency Detector Using Different Logic Gates in CMOS Process Technology, DESIGN OF OP AMP USING CMOS WITH IMPROVED PARAMETERS, DIGITAL TO ANALOG CONVERTER USING 8 BIT WEIGHTED RESISTORS, HARTLEY AND COLPITTS OSCILLATOR USING OPAMP, Heart Beat sensor using Photoplethysmography, MOSFET driver circuit to interface MOSFETs with microcontroller for high speed application, Regulated DC Power Supply using Series Voltage Regulator, Short Range radio Transmitter and Receiver, Small Range Digital Thermometer using 1N4148, Three Phase Inverter using MOSFET to drive BLDC motor and general three phase Load, THREE STAGE AMPLIFIER WITH CURRENT LIMITER, Truly random and Pseudorandom Data Generation with Thermal Noise, Proj 1 DESIGN OF FIR FILTER USING SYMMETRIC STRUCTURE, Proj 3 Designing an Optimal Fuzzy Logic Controller of a DC Motor, Proj 4 Brain Tumour Extraction from MRI Images, Proj 5 Mammogram of Breast Cancer detection, Proj 6 VEHICLE NUMBER PLATE RECOGNITION USING MATLAB, Proj 7 High Speed Rail Road Transport Automation, Proj 8 ECONOMIC AND EMISSION DISPATCH USING ALGORITHMS, Proj 9 DC DC Converters for Renewable Energy Systems, Proj 10 ADAPTIVE FILTERING USED IN HEARING AIDS OF IMPAIRED PEOPLE, Proj 11 MODELING OF TEMPERATURE PROCESS USING GENETIC, Proj 12 CDMA MODEM DESIGN USING DIRECT SEQUENCE SPREAD SPECTRUM (DSSS), Proj 14 IEEE 802.11 Bluetooth Interference Simulation study, Proj 15 Inverse Data Hiding in a Classical Image, Proj 17 Digital Image Arnold Transformation and RC4 Algorithms, Proj 19 Performance Study for Hybrid Electric Vehicles, Proj 20 Wi Fi Access Point Placement For Indoor Localization, Proj 21 Neural Network Based Face Recognition, Proj 22 Tree Based Tag Collision Resolution Algorithms, Proj 23 Back Propagation Neural Network for Automatic Speech Recognition, Proj 24 Orthogonal Frequency Division Multiplexing(OFDM) Signaling, Proj 25 Smart Antenna Array Using Adaptive Beam forming, Proj 26 Implementation of Butterworth Chebyshev I and Elliptic Filter for Speech Analysis, Proj 27 Simulator for Autonomous Mobile Robots, Proj 28 Method to Extract Roads from Satellite Images, Proj 29 Remote Data Acquisition Using Cdma RfLink, Proj 30 AUTOMATIC TRAIN OPERATION AND CONTROL, Proj 31 Detection of Objects in Crowded Environments, Proj 32 Armature Controlled Direct Current, Proj 34 WAVELET TRANSFORM AND S TRANSFORM BASED ARTIFICIAL NEURAL, Proj 35 MULTISCALE EDGE BASED TEXT EXTRACTION, Proj 36 Transient Stability Analysis of Power System, Proj 37 Single phase SPWM Unipolar inverter, Proj 38 Induction Generator for Variable Speed Wind Energy Conversion Systems, Proj 39 Extra High Voltage Long Transmission Lines, Proj 41 Realtime Control of a Mobile Robot, Proj 42 Reactive Power Compensation in Railways, Proj 43 POWER UPGRADATION IN COMPOSITE AC DC TRANSMISSION SYSTEM, Proj 44 Dynamic Analysis of Three Phase Induction Motor, Proj 45 Fuzzy Controlled SVC for Transmission Line, Question Answer Analog Integrated Circuits Main, Question Answer Digital Logic circuits Main, Question Answer Analog Communication Main, Question Answer Computer Organization Main.